Abstract-Noise margin analysis of SRAM cell is became more crucial for on chip applications. Currently the technology is migrating towards less than 10nm node and hence it is necessary to measure the noise margin of SRAM cell very effectively, since memory is one of the major part of system on chips (SOCs) and Network on chips (NOCs) devices. If the margin is not calculated efficiently then it may leads to bad chip product and the whole device which contains this chip may not work as per the expectation. This further leads to low yield which increases the number of defective chips compared to good one. In this paper the noise margin analysis of SRAM cell is performed using 7nm process technology node using HSPICE simulator.
I. INTRODUCTION
Memories (Specially SRAMs) are widely used in the electronic subsystems. According to the current trends nearly all NOCs and SOCs uses 70% of their silicon area for the memory, hence it became more important to give attention for the reliability of the memory on chip. The stability of the memories is major concern for the integrated circuit designers. The stability of memory cell determines the sensitivity of the cell to process variation. Various major efforts have been already in effect for the analysis of noise margin of SRAM cell and to effectively calculate the stability of overall design. The read and write stability are two major factors which decides the reliability of any memory. Since the process technology trends are changing very rapidly and it is nearly moving towards less than 10nm process node; therefore it is a mandatory need to perform the static noise margin of the memory cell. Further, with the reduction of process technology nodes many other parameters are affected which includes the power supply modification, threshold voltage reduction, leakage current, energy consumption, short channel effect, on/off ratio of the MOSFET and many others. A brief explanation has been provided for all the above said factors in subsequent parts of this paper and finally the design model of SRAM cell is analyzed by considering the effect of all the related parameters.
II. MINIMUM ENERGY CONSUMPTION MODELING
Under this topic modeling of drain current in the subthreshold region is discussed. To do the analysis of minimum energy the current model serves as a basis for calculations. The developed model for the required minimum energy point allows immediate estimation of important trends and the impact key parameters on the system energy. Subthreshold leakage current model:-During the subthreshold operation the channel of the transistor is not inverted and due to diffusion the current flow. The equation 1 is a basic equation for modeling subthreshold current and total off current.
Below equation 2 shows some basic equation with V DS rolloff:
Where I 0 is the drain current when V GS = V T given by equation 3.
It is assumed that the total drain current in sub-threshold equals subthreshold current. As expected for diffusion current (I : ) shows that I D depends exponentially on V GS . V T is transistor threshold voltage. N is the subthreshold slope vector (n = 1 + ) and V th is thermal voltage.
V = kT q

III. SHORT CHANNEL EFFECT
It leads to increase in leakage current. Short channel is an effect in MOS transistors where the channel length of the transistors is of the same order as the depletion layer width of source and drain junction. As the length of the channel is reduced to improve the operating speed and number of component per chips, the short channel effects arises. The major reasons for short channel effect are due to two physical phenomena:-1. The limitation imposed on electron drift characteristics in the channel. 2. The modification of the threshold voltage due to the shortening channel length.
V T0 = Zero -Bias threshold voltage ΔV T0 = Threshold voltage shifts (reduction) due to short channel effect
IV. LEAKAGE CURRENT The leakage current is divided into two main subgroups the first group is leakage current due to reverse bias pn-junction current, and leakage current due to subthreshold channel conduction current.
Current -voltage equation of n-channel MOS:
For n-channel MOSFET:
: V GS V T and V DS V GS -V T
: V GS V T and V DS V GS -V T In CMOS logic, leakage current is the only source of static power dissipation. If Ion (on-current) increases the operating speed of the circuit also increases; therefore it is advisable to use a small V T .
At V GS V T : An n-channel MOSFET is in the off state. However, an undesirable leakage current can flow between the drain and the source. The MOSFET current observe at V GS V T is called the subthreshold current. This is the main contributor to the MOSFET off state current I off .
I off is the I D measured at V GS = 0 and V DS = V DD It is mandatory to keep I off as smaller value, so that it helps in minimizing the static power that a circuit consumes when it is in the standby mode. It is plotted between V GS and I D . The current flow at V GS V T is called subthreshold current. When VT becomes higher than VGS then inversion electron concentration becomes small but this also can allow a small leakage current to flow between source and the drain.
V T Roll-Off: Short channel MOSFET are hard to turn -off: -V T must not be set too low; otherwise I off would be too large. The channel length must not be too short because V T drops with decreasing L. when V T lowers below certain level the I off becomes much large and that channel length is not acceptable. ON/OFF CURRENT RATIO Ion is specified as the I Dsat for particular gate voltage (usually max V GS ) V DS = V GS . I off is the I DSS (Leakage current) where V GS = 0 and V DS = max. I on /I off is the figure of merit for having high performance (more I on ) and low leakage current (less I off ) for CMOS transistors. Typically more gate controls leads to more I on /I off . In subthreshold region the I on /I off ratio reduces relative to strong inversion. Figure 4(a) shows the single port SRAM cell. The single port SRAM cell consists of six transistors in which two are PMOS and remaining four are NMOS, but the below SRAM cell has one extra NMOS transistor for control enable signal this particular NMOS will act as a switch and it will be helpful in leakage current reduction in the fact that when the signal "Cntr-en" is high the switch is activated and the cell will function normally but when the signal is low this will provide a high resistance path and will reduce the leakage current. The double port SRAM cell consists of eight transistors in which two are PMOS and remaining six are NMOS. The extra NMOS switch is also added here and it will act as per the above circuit i.e. it will help in reduction of leakage current. Double port SRAM cell is helpful in allowing multiple read or write operation to be performed at the same time. Now a day's most CPU processors consists of double ported SRAM in it. For the proper read operation the data line is precharged to power supply. The approach includes an SRAM cell is presented as two equivalent inverters as shown in figure 5 . The two appropriate noise sources in inserted between input and output node. The connected noise voltage sources must have the same value and should act together to disturb the present stable state of the cell. By applying such noise source the simulator gives the input output voltage curve and that curve represent the noise margin for worst case. This arrangement of noise source and its application to the input of each inverter makes the value of obtained SNM to be the worst case SNM. The noise margin setup is done using 7nm standard process technology node and the corresponding waveform is obtained using HSPICE simulation. The proposed SRAM cells are simulated using HSPICE simulator and the process node for transistors used is chosen as standard 7nm. The figure 6(a) shows the values of the supply voltage and the word line voltage. The figure 7(a) shows the switching power of the SRAM cell, i.e. how much power the cell consumes when it makes switching from 0 to 1 or vice versa. VIII. CONCLUSION This paper has presented the technique to design SRAM cell for power efficient applications. The presented design is also useful to improve the SNM of the cell; this noise margin improvement helps in enhancing the overall system performance. All the design presented in this paper is implemented using HSPICE simulator and the process technology is selected as 7nm. The proposed design will be useful in SOC and NOC and various other integrated chips.
V. SRAM CELL
The improved noise margin observed as 320mV with the minimal supply voltage of 1.8V. The power dissipation is reported as 110µW which is very efficient in low power applications.
